You have entered a value in the highlighted fields below that contain invalid characters. Please revise your selection using valid characters only.

 
 

CDCE925PWG4 .

Clock Synthesiser, I2C, 230 MHz, 1.7V-1.9V supply, 5 Outputs, TSSOP-16

CDCE925PWG4 . - Clock Synthesiser, I2C, 230 MHz, 1.7V-1.9V supply, 5 Outputs, TSSOP-16

Image is for illustrative purposes only. Please refer to product description.

Manufacturer Part No:
CDCE925PWG4 .
Order Code:
1494881
Availability:
New product

Product Information

Want to see similar products? Simply select your required attributes below and hit the button ×


:
Clock Synthesiser

:
230

:
5

:
1.7

:
1.9

:
TSSOP

:
16

:
-40

:
85

:
-

:
-

:
MSL 1 - Unlimited

:
No SVHC (27-Jun-2018)

Find similar products Choose and modify the attributes above to find similar products.

Technical Docs (0)

CAD Downloads

×

Terms and Conditions

CAD Models - Notice
CAD Models and drawings are provided to you on a revocable limited licence for your internal use only but remain the property of the manufacturer who retain all intellectual property rights and ownership. They are provided to assist you in decision making and as design guide but are not guaranteed to be error free, accurate or up to date and is not intended to be taken as advice.
Use of these CAD models and other options provided are downloaded and used entirely at your own risk and by continuing you confirm acceptance of the above.

Accept Cancel

Product Overview

The CDCE925PWG4 is a 2-PLL programmable VCXO Clock Synthesizer with LVCMOS outputs. It generates up to five output clocks from a single input frequency. Each output can be programmed in-system for any clock frequency up to 230MHz, using up to two independent configurable PLLs. The input accepts an external crystal or LVCMOS clock signal. In case of a crystal input, an on-chip load capacitor is adequate for most applications. The value of the load capacitor is programmable from 0 to 20pF. Additionally, an on-chip VCXO is selectable which allows synchronization of the output frequency to an external control signal, that is, PWM signal. The deep M/N divider ratio allows the generation of zero-ppm audio/video, networking (WLAN, Bluetooth, Ethernet, GPS) or interface (USB, IEEE1394, memory stick) clocks from a 27MHz reference input frequency, for example. The PLLs support SSC (spread-spectrum clocking).
  • Member of programmable clock generator
  • Flexible clock driver
  • Programmable SSC modulation
  • Enables 0-PPM clock generation
  • Generates common clock frequencies used with Texas Instruments DaVinci, OMAP and DSPs
  • Serial programmable volatile register
  • Non-volatile EEPROM to store customer settings
  • PLL loop filter components integrated
  • Green product and no Sb/Br

Applications

Consumer Electronics, Portable Devices, Audio, Imaging, Video & Vision

No Longer Stocked

Customer Reviews

Customer Q&A Exchange