You have entered a value in the highlighted fields below that contain invalid characters. Please revise your selection using valid characters only.

Product may not be an exact match for your search

You previously purchased this product. View in Order History

 
 

74HC165N

Shift Register, 74HC165, Parallel to Serial, 1 Element, 8 bit, DIP, 16 Pins

NEXPERIA 74HC165N

Image is for illustrative purposes only. Please refer to product description.

Manufacturer:
NEXPERIA NEXPERIA
Manufacturer Part No:
74HC165N
Order Code:
380635
Technical Datasheet:
74HC165N   Datasheet
Availability:
No Longer Manufactured
See all Technical Docs

Product Information

Want to see similar products? Simply select your required attributes below and hit the button ×


:
74HC165

:
Parallel to Serial

:
1 Element

:
8

:
DIP

:
16

:
2

:
6

:
Standard

:
74HC

:
74165

:
-40

:
125

:
-

:
-

:
-

:
No SVHC (15-Jan-2018)

Find similar products Choose and modify the attributes above to find similar products.

Technical Docs (3)

CAD Downloads

×

Terms and Conditions

CAD Models - Notice
CAD Models and drawings are provided to you on a revocable limited licence for your internal use only but remain the property of the manufacturer who retain all intellectual property rights and ownership. They are provided to assist you in decision making and as design guide but are not guaranteed to be error free, accurate or up to date and is not intended to be taken as advice.
Use of these CAD models and other options provided are downloaded and used entirely at your own risk and by continuing you confirm acceptance of the above.

Accept Cancel

Product Overview

The 74HC165N is a 8-bit serial-out parallel-in Shift Register is a high-speed Si-gate CMOS devices that comply with JEDEC standard no-7A. They are pin compatible with low-power Schottky TTL (LSTTL ). The 74HC165 is a 8-bit parallel-load or serial-in shift registers with complementary serial outputs (Q7 and Q7) available from the last stage. When the parallel load (PL) input is low, parallel data from the D0 to D7 inputs are loaded into the register asynchronously. When PL is high, data enters the register serially at the DS input and shifts one place to the right (Q0 → Q1 → Q2, etc.) with each positive-going clock transition. This feature allows parallel-to-serial converter expansion by tying the Q7 output to the DS input of the succeeding stage. The clock input is a gated-OR structure which allows one input to be used as an active low clock enable (CE) input. The pin assignment for the CP and CE inputs is arbitrary and can be reversed for layout convenience.
  • Asynchronous 8-bit parallel load
  • Synchronous serial input
  • ESD protection HBM JESD22-A114E exceeds 2000V

Applications

Communications & Networking, Signal Processing

Warnings

ESD sensitive device, take proper precaution while handling the device.

No Longer Manufactured